This commit is contained in:
Niels Moseley 2017-10-09 23:29:27 +02:00
parent b21876bb36
commit 70b80d4154

View File

@ -4,10 +4,14 @@ An FPGA implementation of a classic 80ies speech synthesizer in Verilog.
## Introduction ## Introduction
* Platform agnostic implementation.
## FPGA requirements
* ? K ROM
## License ## License
TBD. TBD.
This project was done during the [Retro Challenge 2017/10 contest](http://www.retrochallenge.org). This project was done during the [Retro Challenge 2017/10 contest](http://www.retrochallenge.org).
<br> <br>
![Retrochallenge](assets/retrochallenge_logo.png) ![Retrochallenge](assets/retrochallenge_logo.png)