mirror of
https://github.com/trcwm/Speech256.git
synced 2025-06-07 16:48:32 +02:00
62 lines
3.1 KiB
Plaintext
62 lines
3.1 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus II 64-Bit
|
|
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
|
|
# Date created = 19:34:27 October 25, 2017
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Notes:
|
|
#
|
|
# 1) The default values for assignments are stored in the file:
|
|
# Speech256_DE0_assignment_defaults.qdf
|
|
# If this file doesn't exist, see file:
|
|
# assignment_defaults.qdf
|
|
#
|
|
# 2) Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
|
set_global_assignment -name DEVICE EP3C16F484C6
|
|
set_global_assignment -name TOP_LEVEL_ENTITY Speech256_DE0
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:34:27 OCTOBER 25, 2017"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/controller/xlat.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/controller/ctrlrom.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/controller/controller.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/filter/filter.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/pwmdac/pwmdac.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/source/source.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/spmul/spmul.v
|
|
set_global_assignment -name VERILOG_FILE ../../verilog/speech256_top/speech256_top.v
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
|
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top |