An FPGA implementation of a classic 80ies speech synthesizer in Verilog.

Introduction

License

TBD.

This project was done during the Retro Challenge 2017/10 contest.