stm32: timer: fix TIM_CCMR2 definitions
CC3S and CC4S channel names were badly copy/pasted from CCMR1
This commit is contained in:
parent
ed3cbffc2a
commit
13fe431919
@ -863,8 +863,8 @@ depending on the level of the complementary input. */
|
||||
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
|
||||
* TIMx_CCER). */
|
||||
#define TIM_CCMR2_CC4S_OUT (0x0 << 8)
|
||||
#define TIM_CCMR2_CC4S_IN_TI2 (0x1 << 8)
|
||||
#define TIM_CCMR2_CC4S_IN_TI1 (0x2 << 8)
|
||||
#define TIM_CCMR2_CC4S_IN_TI4 (0x1 << 8)
|
||||
#define TIM_CCMR2_CC4S_IN_TI3 (0x2 << 8)
|
||||
#define TIM_CCMR2_CC4S_IN_TRC (0x3 << 8)
|
||||
#define TIM_CCMR2_CC4S_MASK (0x3 << 8)
|
||||
|
||||
@ -892,8 +892,8 @@ depending on the level of the complementary input. */
|
||||
/* Note: CC2S bits are writable only when the channel is OFF (CC2E = 0 in
|
||||
* TIMx_CCER). */
|
||||
#define TIM_CCMR2_CC3S_OUT (0x0 << 0)
|
||||
#define TIM_CCMR2_CC3S_IN_TI2 (0x1 << 0)
|
||||
#define TIM_CCMR2_CC3S_IN_TI1 (0x2 << 0)
|
||||
#define TIM_CCMR2_CC3S_IN_TI3 (0x1 << 0)
|
||||
#define TIM_CCMR2_CC3S_IN_TI4 (0x2 << 0)
|
||||
#define TIM_CCMR2_CC3S_IN_TRC (0x3 << 0)
|
||||
#define TIM_CCMR2_CC3S_MASK (0x3 << 0)
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user