usb: Coding-style fixes.

This commit is contained in:
Uwe Hermann 2011-11-16 22:19:10 +01:00
parent d97c937b8e
commit 3e9b9cb345
5 changed files with 129 additions and 120 deletions

View File

@ -107,8 +107,7 @@ void usbd_poll(void)
_usbd_device.driver->poll(); _usbd_device.driver->poll();
} }
void usbd_ep_setup(u8 addr, u8 type, u16 max_size, void usbd_ep_setup(u8 addr, u8 type, u16 max_size, void (*callback)(u8 ep))
void (*callback)(u8 ep))
{ {
_usbd_device.driver->ep_setup(addr, type, max_size, callback); _usbd_device.driver->ep_setup(addr, type, max_size, callback);
} }
@ -137,4 +136,3 @@ void usbd_ep_nak_set(u8 addr, u8 nak)
{ {
_usbd_device.driver->ep_nak_set(addr, nak); _usbd_device.driver->ep_nak_set(addr, nak);
} }

View File

@ -186,7 +186,8 @@ void _usbd_control_out(u8 ea)
case LAST_DATA_OUT: case LAST_DATA_OUT:
if (usb_control_recv_chunk() < 0) if (usb_control_recv_chunk() < 0)
break; break;
/* We have now received the full data payload. /*
* We have now received the full data payload.
* Invoke callback to process. * Invoke callback to process.
*/ */
if (usb_control_request_dispatch(&control_state.req)) { if (usb_control_request_dispatch(&control_state.req)) {

View File

@ -185,7 +185,7 @@ static u8 stm32f103_ep_stall_get(u8 addr)
static void stm32f103_ep_nak_set(u8 addr, u8 nak) static void stm32f103_ep_nak_set(u8 addr, u8 nak)
{ {
/* It does not make sence to force NAK on IN endpoints */ /* It does not make sence to force NAK on IN endpoints. */
if (addr & 0x80) if (addr & 0x80)
return; return;
@ -306,4 +306,3 @@ static void stm32f103_poll(void)
USB_CLR_ISTR_SOF(); USB_CLR_ISTR_SOF();
} }
} }

View File

@ -17,6 +17,7 @@
* along with this program. If not, see <http://www.gnu.org/licenses/>. * along with this program. If not, see <http://www.gnu.org/licenses/>.
*/ */
#include <string.h>
#include <libopencm3/stm32/f1/rcc.h> #include <libopencm3/stm32/f1/rcc.h>
#include <libopencm3/cm3/common.h> #include <libopencm3/cm3/common.h>
#include <libopencm3/stm32/tools.h> #include <libopencm3/stm32/tools.h>
@ -24,9 +25,7 @@
#include <libopencm3/usb/usbd.h> #include <libopencm3/usb/usbd.h>
#include "usb_private.h" #include "usb_private.h"
#include <string.h> /* Receive FIFO size in 32-bit words. */
/* Receive FIFO size in 32-bit words */
#define RX_FIFO_SIZE 128 #define RX_FIFO_SIZE 128
static uint16_t fifo_mem_top; static uint16_t fifo_mem_top;
static uint16_t fifo_mem_top_ep0; static uint16_t fifo_mem_top_ep0;
@ -45,8 +44,10 @@ static u16 stm32f107_ep_write_packet(u8 addr, const void *buf, u16 len);
static u16 stm32f107_ep_read_packet(u8 addr, void *buf, u16 len); static u16 stm32f107_ep_read_packet(u8 addr, void *buf, u16 len);
static void stm32f107_poll(void); static void stm32f107_poll(void);
/* We keep a backup copy of the out endpoint size registers to restore them /*
* after a transaction */ * We keep a backup copy of the out endpoint size registers to restore them
* after a transaction.
*/
static u32 doeptsiz[4]; static u32 doeptsiz[4];
const struct _usbd_driver stm32f107_usb_driver = { const struct _usbd_driver stm32f107_usb_driver = {
@ -69,30 +70,28 @@ static void stm32f107_usbd_init(void)
OTG_FS_GINTSTS = OTG_FS_GINTSTS_MMIS; OTG_FS_GINTSTS = OTG_FS_GINTSTS_MMIS;
OTG_FS_GUSBCFG |= OTG_FS_GUSBCFG_PHYSEL; OTG_FS_GUSBCFG |= OTG_FS_GUSBCFG_PHYSEL;
/* Enable VBUS sensing in device mode and power down the phy */ /* Enable VBUS sensing in device mode and power down the PHY. */
OTG_FS_GCCFG |= OTG_FS_GCCFG_VBUSBSEN | OTG_FS_GCCFG_PWRDWN; OTG_FS_GCCFG |= OTG_FS_GCCFG_VBUSBSEN | OTG_FS_GCCFG_PWRDWN;
/* Wait for AHB idle. */
/* Wait for AHB idle */
while (!(OTG_FS_GRSTCTL & OTG_FS_GRSTCTL_AHBIDL)) ; while (!(OTG_FS_GRSTCTL & OTG_FS_GRSTCTL_AHBIDL)) ;
/* Do core soft reset */ /* Do core soft reset. */
OTG_FS_GRSTCTL |= OTG_FS_GRSTCTL_CSRST; OTG_FS_GRSTCTL |= OTG_FS_GRSTCTL_CSRST;
while (OTG_FS_GRSTCTL & OTG_FS_GRSTCTL_CSRST) ; while (OTG_FS_GRSTCTL & OTG_FS_GRSTCTL_CSRST) ;
/* Force peripheral only mode. */ /* Force peripheral only mode. */
OTG_FS_GUSBCFG |= OTG_FS_GUSBCFG_FDMOD | OTG_FS_GUSBCFG_TRDT_MASK; OTG_FS_GUSBCFG |= OTG_FS_GUSBCFG_FDMOD | OTG_FS_GUSBCFG_TRDT_MASK;
/* Full speed device */ /* Full speed device. */
OTG_FS_DCFG |= OTG_FS_DCFG_DSPD; OTG_FS_DCFG |= OTG_FS_DCFG_DSPD;
/* Restart the phy clock */ /* Restart the PHY clock. */
OTG_FS_PCGCCTL = 0; OTG_FS_PCGCCTL = 0;
OTG_FS_GRXFSIZ = RX_FIFO_SIZE; OTG_FS_GRXFSIZ = RX_FIFO_SIZE;
fifo_mem_top = RX_FIFO_SIZE; fifo_mem_top = RX_FIFO_SIZE;
/* Unmask interrupts for TX and RX */ /* Unmask interrupts for TX and RX. */
OTG_FS_GAHBCFG |= OTG_FS_GAHBCFG_GINT; OTG_FS_GAHBCFG |= OTG_FS_GAHBCFG_GINT;
OTG_FS_GINTMSK = OTG_FS_GINTMSK_ENUMDNEM | OTG_FS_GINTMSK = OTG_FS_GINTMSK_ENUMDNEM |
OTG_FS_GINTMSK_RXFLVLM | OTG_FS_GINTMSK_RXFLVLM |
@ -112,15 +111,15 @@ static void stm32f107_set_address(u8 addr)
static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size, static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size,
void (*callback) (u8 ep)) void (*callback) (u8 ep))
{ {
/* Configure endpoint address and type. /*
* Allocate FIFO memory for endpoint. * Configure endpoint address and type. Allocate FIFO memory for
* Install callback funciton. * endpoint. Install callback funciton.
*/ */
u8 dir = addr & 0x80; u8 dir = addr & 0x80;
addr &= 0x7f; addr &= 0x7f;
if (addr == 0) { /* For the default control endpoint */ if (addr == 0) { /* For the default control endpoint */
/* Configure IN part */ /* Configure IN part. */
if (max_size >= 64) { if (max_size >= 64) {
OTG_FS_DIEPCTL0 = OTG_FS_DIEPCTL0_MPSIZ_64; OTG_FS_DIEPCTL0 = OTG_FS_DIEPCTL0_MPSIZ_64;
} else if (max_size >= 32) { } else if (max_size >= 32) {
@ -133,11 +132,12 @@ static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size,
OTG_FS_DIEPTSIZ0 = (max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK); OTG_FS_DIEPTSIZ0 = (max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK);
OTG_FS_DIEPCTL0 |= OTG_FS_DIEPCTL0_EPENA | OTG_FS_DIEPCTL0_SNAK; OTG_FS_DIEPCTL0 |= OTG_FS_DIEPCTL0_EPENA | OTG_FS_DIEPCTL0_SNAK;
/* Configure OUT part */ /* Configure OUT part. */
doeptsiz[0] = OTG_FS_DIEPSIZ0_STUPCNT_1 | (1 << 19) | doeptsiz[0] = OTG_FS_DIEPSIZ0_STUPCNT_1 | (1 << 19) |
(max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK); (max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK);
OTG_FS_DOEPTSIZ(0) = doeptsiz[0]; OTG_FS_DOEPTSIZ(0) = doeptsiz[0];
OTG_FS_DOEPCTL(0) |= OTG_FS_DOEPCTL0_EPENA | OTG_FS_DIEPCTL0_SNAK; OTG_FS_DOEPCTL(0) |=
OTG_FS_DOEPCTL0_EPENA | OTG_FS_DIEPCTL0_SNAK;
OTG_FS_GNPTXFSIZ = ((max_size / 4) << 16) | RX_FIFO_SIZE; OTG_FS_GNPTXFSIZ = ((max_size / 4) << 16) | RX_FIFO_SIZE;
fifo_mem_top += max_size / 4; fifo_mem_top += max_size / 4;
@ -150,11 +150,12 @@ static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size,
OTG_FS_DIEPTXF(addr) = ((max_size / 4) << 16) | fifo_mem_top; OTG_FS_DIEPTXF(addr) = ((max_size / 4) << 16) | fifo_mem_top;
fifo_mem_top += max_size / 4; fifo_mem_top += max_size / 4;
OTG_FS_DIEPTSIZ(addr) = (max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK); OTG_FS_DIEPTSIZ(addr) =
OTG_FS_DIEPCTL(addr) |= OTG_FS_DIEPCTL0_EPENA | (max_size & OTG_FS_DIEPSIZ0_XFRSIZ_MASK);
OTG_FS_DIEPCTL0_SNAK | (type << 18) | OTG_FS_DIEPCTL(addr) |=
OTG_FS_DIEPCTL0_USBAEP | OTG_FS_DIEPCTLX_SD0PID | OTG_FS_DIEPCTL0_EPENA | OTG_FS_DIEPCTL0_SNAK | (type << 18)
(addr << 22) | max_size; | OTG_FS_DIEPCTL0_USBAEP | OTG_FS_DIEPCTLX_SD0PID
| (addr << 22) | max_size;
if (callback) { if (callback) {
_usbd_device. _usbd_device.
@ -169,8 +170,7 @@ static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size,
OTG_FS_DOEPTSIZ(addr) = doeptsiz[addr]; OTG_FS_DOEPTSIZ(addr) = doeptsiz[addr];
OTG_FS_DOEPCTL(addr) |= OTG_FS_DOEPCTL0_EPENA | OTG_FS_DOEPCTL(addr) |= OTG_FS_DOEPCTL0_EPENA |
OTG_FS_DOEPCTL0_USBAEP | OTG_FS_DIEPCTL0_CNAK | OTG_FS_DOEPCTL0_USBAEP | OTG_FS_DIEPCTL0_CNAK |
OTG_FS_DOEPCTLX_SD0PID | OTG_FS_DOEPCTLX_SD0PID | (type << 18) | max_size;
(type << 18) | max_size;
if (callback) { if (callback) {
_usbd_device. _usbd_device.
@ -182,7 +182,7 @@ static void stm32f107_ep_setup(u8 addr, u8 type, u16 max_size,
static void stm32f107_endpoints_reset(void) static void stm32f107_endpoints_reset(void)
{ {
/* The core resets the endpoints automatically on reset */ /* The core resets the endpoints automatically on reset. */
fifo_mem_top = fifo_mem_top_ep0; fifo_mem_top = fifo_mem_top_ep0;
} }
@ -216,16 +216,17 @@ static void stm32f107_ep_stall_set(u8 addr, u8 stall)
static u8 stm32f107_ep_stall_get(u8 addr) static u8 stm32f107_ep_stall_get(u8 addr)
{ {
/* return non-zero if STALL set. */ /* Return non-zero if STALL set. */
if (addr & 0x80) if (addr & 0x80)
return (OTG_FS_DIEPCTL(addr&0x7f) & OTG_FS_DIEPCTL0_STALL)?1:0; return
(OTG_FS_DIEPCTL(addr & 0x7f) & OTG_FS_DIEPCTL0_STALL) ? 1 : 0;
else else
return (OTG_FS_DOEPCTL(addr) & OTG_FS_DOEPCTL0_STALL) ? 1 : 0; return (OTG_FS_DOEPCTL(addr) & OTG_FS_DOEPCTL0_STALL) ? 1 : 0;
} }
static void stm32f107_ep_nak_set(u8 addr, u8 nak) static void stm32f107_ep_nak_set(u8 addr, u8 nak)
{ {
/* It does not make sence to force NAK on IN endpoints */ /* It does not make sence to force NAK on IN endpoints. */
if (addr & 0x80) if (addr & 0x80)
return; return;
@ -248,20 +249,20 @@ static u16 stm32f107_ep_write_packet(u8 addr, const void *buf, u16 len)
if (OTG_FS_DIEPTSIZ(addr) & OTG_FS_DIEPSIZ0_PKTCNT) if (OTG_FS_DIEPTSIZ(addr) & OTG_FS_DIEPSIZ0_PKTCNT)
return 0; return 0;
/* Enable endpoint for transmission */ /* Enable endpoint for transmission. */
OTG_FS_DIEPTSIZ(addr) = (1 << 19) | len; OTG_FS_DIEPTSIZ(addr) = (1 << 19) | len;
OTG_FS_DIEPCTL(addr) |= OTG_FS_DIEPCTL0_EPENA | OTG_FS_DIEPCTL0_CNAK; OTG_FS_DIEPCTL(addr) |= OTG_FS_DIEPCTL0_EPENA | OTG_FS_DIEPCTL0_CNAK;
/* Copy buffer to endpoint FIFO */ /* Copy buffer to endpoint FIFO. */
volatile u32 *fifo = OTG_FS_FIFO(addr); volatile u32 *fifo = OTG_FS_FIFO(addr);
for(i = len; i > 0; i -= 4) { for (i = len; i > 0; i -= 4)
*fifo++ = *buf32++; *fifo++ = *buf32++;
}
return len; return len;
} }
/* Received packet size for each endpoint. This is assigned in /*
* Received packet size for each endpoint. This is assigned in
* stm32f107_poll() which reads the packet status push register GRXSTSP * stm32f107_poll() which reads the packet status push register GRXSTSP
* for use in stm32f107_ep_read_packet(). * for use in stm32f107_ep_read_packet().
*/ */
@ -277,9 +278,8 @@ static u16 stm32f107_ep_read_packet(u8 addr, void *buf, u16 len)
rxbcnt -= len; rxbcnt -= len;
volatile u32 *fifo = OTG_FS_FIFO(addr); volatile u32 *fifo = OTG_FS_FIFO(addr);
for(i = len; i >= 4; i -= 4) { for (i = len; i >= 4; i -= 4)
*buf32++ = *fifo++; *buf32++ = *fifo++;
}
if (i) { if (i) {
extra = *fifo++; extra = *fifo++;
@ -295,12 +295,12 @@ static u16 stm32f107_ep_read_packet(u8 addr, void *buf, u16 len)
static void stm32f107_poll(void) static void stm32f107_poll(void)
{ {
/* Read interrupt status register */ /* Read interrupt status register. */
u32 intsts = OTG_FS_GINTSTS; u32 intsts = OTG_FS_GINTSTS;
int i; int i;
if (intsts & OTG_FS_GINTSTS_ENUMDNE) { if (intsts & OTG_FS_GINTSTS_ENUMDNE) {
/* Handle USB RESET condition */ /* Handle USB RESET condition. */
OTG_FS_GINTSTS = OTG_FS_GINTSTS_ENUMDNE; OTG_FS_GINTSTS = OTG_FS_GINTSTS_ENUMDNE;
fifo_mem_top = RX_FIFO_SIZE; fifo_mem_top = RX_FIFO_SIZE;
_usbd_reset(); _usbd_reset();
@ -309,7 +309,7 @@ static void stm32f107_poll(void)
/* Note: RX and TX handled differently in this device. */ /* Note: RX and TX handled differently in this device. */
if (intsts & OTG_FS_GINTSTS_RXFLVL) { if (intsts & OTG_FS_GINTSTS_RXFLVL) {
/* Receive FIFO non-empty */ /* Receive FIFO non-empty. */
u32 rxstsp = OTG_FS_GRXSTSP; u32 rxstsp = OTG_FS_GRXSTSP;
u32 pktsts = rxstsp & OTG_FS_GRXSTSP_PKTSTS_MASK; u32 pktsts = rxstsp & OTG_FS_GRXSTSP_PKTSTS_MASK;
if ((pktsts != OTG_FS_GRXSTSP_PKTSTS_OUT) && if ((pktsts != OTG_FS_GRXSTSP_PKTSTS_OUT) &&
@ -323,33 +323,39 @@ static void stm32f107_poll(void)
else else
type = USB_TRANSACTION_OUT; type = USB_TRANSACTION_OUT;
/* Save packet size for stm32f107_ep_read_packet() */ /* Save packet size for stm32f107_ep_read_packet(). */
rxbcnt = (rxstsp & OTG_FS_GRXSTSP_BCNT_MASK) >> 4; rxbcnt = (rxstsp & OTG_FS_GRXSTSP_BCNT_MASK) >> 4;
/* FIXME: Why is a delay needed here? /*
* FIXME: Why is a delay needed here?
* This appears to fix a problem where the first 4 bytes * This appears to fix a problem where the first 4 bytes
* of the DATA OUT stage of a control transaction are lost. * of the DATA OUT stage of a control transaction are lost.
*/ */
for(i = 0; i < 1000; i++) asm("nop"); for (i = 0; i < 1000; i++)
__asm__("nop");
if (_usbd_device.user_callback_ctr[ep][type]) if (_usbd_device.user_callback_ctr[ep][type])
_usbd_device.user_callback_ctr[ep][type] (ep); _usbd_device.user_callback_ctr[ep][type] (ep);
/* Discard unread packet data */ /* Discard unread packet data. */
for (i = 0; i < rxbcnt; i += 4) for (i = 0; i < rxbcnt; i += 4)
(void)*OTG_FS_FIFO(ep); (void)*OTG_FS_FIFO(ep);
rxbcnt = 0; rxbcnt = 0;
} }
/* There is no global interrupt flag for transmit complete. /*
* the XFRC bit must be checked in each OTG_FS_DIEPINT(x) * There is no global interrupt flag for transmit complete.
* The XFRC bit must be checked in each OTG_FS_DIEPINT(x).
*/ */
for (i = 0; i < 4; i++) { /* Iterate over endpoints */ for (i = 0; i < 4; i++) { /* Iterate over endpoints. */
if (OTG_FS_DIEPINT(i) & OTG_FS_DIEPINTX_XFRC) { if (OTG_FS_DIEPINT(i) & OTG_FS_DIEPINTX_XFRC) {
/* Transfer complete */ /* Transfer complete. */
if (_usbd_device.user_callback_ctr[i][USB_TRANSACTION_IN]) if (_usbd_device.
_usbd_device.user_callback_ctr[i][USB_TRANSACTION_IN] (i); user_callback_ctr[i][USB_TRANSACTION_IN]) {
_usbd_device.
user_callback_ctr[i][USB_TRANSACTION_IN](i);
}
OTG_FS_DIEPINT(i) = OTG_FS_DIEPINTX_XFRC; OTG_FS_DIEPINT(i) = OTG_FS_DIEPINTX_XFRC;
} }
} }
@ -372,4 +378,3 @@ static void stm32f107_poll(void)
OTG_FS_GINTSTS = OTG_FS_GINTSTS_SOF; OTG_FS_GINTSTS = OTG_FS_GINTSTS_SOF;
} }
} }

View File

@ -98,7 +98,7 @@ static int usb_standard_get_descriptor(struct usb_setup_data *req,
if (!_usbd_device.strings) if (!_usbd_device.strings)
return 0; /* Device doesn't support strings. */ return 0; /* Device doesn't support strings. */
/* Check that string index is in range */ /* Check that string index is in range. */
for (i = 0; i <= (req->wValue & 0xff); i++) for (i = 0; i <= (req->wValue & 0xff); i++)
if (_usbd_device.strings[i] == NULL) if (_usbd_device.strings[i] == NULL)
return 0; return 0;
@ -136,7 +136,8 @@ static int usb_standard_set_address(struct usb_setup_data *req, u8 **buf,
_usbd_device.current_address = req->wValue; _usbd_device.current_address = req->wValue;
/* Special workaround for STM32F10[57] that require the address /*
* Special workaround for STM32F10[57] that require the address
* to be set here. This is undocumented! * to be set here. This is undocumented!
*/ */
if (_usbd_device.driver == &stm32f107_usb_driver) if (_usbd_device.driver == &stm32f107_usb_driver)
@ -220,6 +221,7 @@ static int usb_standard_device_get_status(struct usb_setup_data *req,
u8 **buf, u16 *len) u8 **buf, u16 *len)
{ {
(void)req; (void)req;
/* bit 0: self powered */ /* bit 0: self powered */
/* bit 1: remote wakeup */ /* bit 1: remote wakeup */
if (*len > 2) if (*len > 2)
@ -311,8 +313,10 @@ int _usbd_standard_request_device(struct usb_setup_data *req, u8 **buf,
command = usb_standard_get_descriptor; command = usb_standard_get_descriptor;
break; break;
case USB_REQ_GET_STATUS: case USB_REQ_GET_STATUS:
/* GET_STATUS always responds with zero reply. /*
* The application may override this behaviour. */ * GET_STATUS always responds with zero reply.
* The application may override this behaviour.
*/
command = usb_standard_device_get_status; command = usb_standard_device_get_status;
break; break;
case USB_REQ_SET_DESCRIPTOR: case USB_REQ_SET_DESCRIPTOR:
@ -372,8 +376,10 @@ int _usbd_standard_request_endpoint(struct usb_setup_data *req, u8 **buf,
break; break;
case USB_REQ_SET_SYNCH_FRAME: case USB_REQ_SET_SYNCH_FRAME:
/* FIXME: SYNCH_FRAME is not implemented. */ /* FIXME: SYNCH_FRAME is not implemented. */
/* SYNCH_FRAME is used for synchronization of isochronous /*
* endpoints which are not yet implemented. */ * SYNCH_FRAME is used for synchronization of isochronous
* endpoints which are not yet implemented.
*/
break; break;
} }