jackcartersmith/blackmagic
1
0
Fork 0
Code Issues Pull Requests Releases Activity

[Style] More whitespace fixes.

Browse Source
This commit is contained in:
Piotr Esden-Tempski 2015-12-14 23:42:27 +01:00
parent 3a7cbec776
commit 5828a77749
4 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
include/libopencm3/vf6xx/iomuxc.h
View File

@ -48,11 +48,11 @@
#define IOMUXC(pad) MMIO32(IOMUXC_BASE + (0x4 * (pad)))
#define IOMUXC_PAD(mode, speed, dse, pus, flags) \
(IOMUXC_##mode) << IOMUXC_MUX_MODE_SHIFT | \
(IOMUXC_##speed) << IOMUXC_SPEED_SHIFT | \
(IOMUXC_##dse) << IOMUXC_DSE_SHIFT | \
(IOMUXC_##pus) << IOMUXC_PUS_SHIFT | \
(flags)
((IOMUXC_##mode) << IOMUXC_MUX_MODE_SHIFT | \
(IOMUXC_##speed) << IOMUXC_SPEED_SHIFT | \
(IOMUXC_##dse) << IOMUXC_DSE_SHIFT | \
(IOMUXC_##pus) << IOMUXC_PUS_SHIFT | \
(flags))
/* --- GPIO registers ------------------------------------------------------ */

2
lib/sam/common/pmc.c
View File

@ -51,7 +51,7 @@ void pmc_peripheral_clock_enable(uint8_t pid)
PMC_PCER1 = 1 << (pid & 31);
}
#else
//SAM3N and SAM3U only have one Peripheral Clock Enable Register
/* SAM3N and SAM3U only have one Peripheral Clock Enable Register */
PMC_PCER = 1 << pid;
#endif
}

7
lib/stm32/common/crs_common_all.c
View File

@ -38,10 +38,11 @@
void crs_autotrim_usb_enable(void)
{
rcc_periph_clock_enable(RCC_CRS);
CRS_CFGR &= ~CRS_CFGR_SYNCSRC;
CRS_CFGR |= CRS_CFGR_SYNCSRC_USB_SOF;
CRS_CR |= CRS_CR_AUTOTRIMEN;
CRS_CR |= CRS_CR_CEN;
}
}

4
lib/stm32/common/flash_common_f01.c
View File

@ -164,8 +164,8 @@ Status bit polling is used to detect end of operation.
void flash_program_word(uint32_t address, uint32_t data)
{
flash_program_half_word(address,(uint16_t)data);
flash_program_half_word(address+2,(uint16_t)(data>>16));
flash_program_half_word(address, (uint16_t)data);
flash_program_half_word(address+2, (uint16_t)(data>>16));
}
/*---------------------------------------------------------------------------*/