jackcartersmith/blackmagic
1
0
Fork 0
Code Issues Pull Requests Releases Activity

stm32: dma: cselr: factorize register definition.

Browse Source 
F09x and L4 share the same cselr register, as well as some L0s, factorize
definitions in a new shared header and add helpers.

fyi, that register allows to redefine dma channel peripheral mapping - see
device datasheet for mapping tables.
This commit is contained in:
Guillaume Revaillot 2019-06-11 10:24:53 +02:00 committed by Karl Palsson
parent 6198f2575f
commit e06898d9a4
3 changed files with 56 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

54
include/libopencm3/stm32/common/dma_common_csel.h Normal file
View File

@ -0,0 +1,54 @@
/** @addtogroup dma_defines
*/
/*
* This file is part of the libopencm3 project.
*
* This library is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This library is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with this library. If not, see <http://www.gnu.org/licenses/>.
*/
/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA DMA.H
The order of header inclusion is important. dma.h includes the device
specific memorymap.h header before including this header file.*/
/**@{*/
/** @cond */
#ifdef LIBOPENCM3_DMA_H
/** @endcond */
#pragma once
/* DMA channel selection register (DMAx_CSELR) */
#define DMA_CSELR(dma_base) MMIO32((dma_base) + 0xA8)
#define DMA1_CSELR DMA_CSELR(DMA1)
#define DMA2_CSELR DMA_CSELR(DMA2)
/* --- DMA_CSELR values -------------------------------------------- */
#define DMA_CSELR_CxS_SHIFT(channel) (4 * ((channel) - 1))
#define DMA_CSELR_CxS_MASK (0x0f)
/* --- Function prototypes ------------------------------------------------- */
BEGIN_DECLS
END_DECLS
/** @cond */
#else
#warning "dma_common_csel.h should not be included explicitly, only via dma.h"
#endif
/** @endcond */
/**@}*/

6
include/libopencm3/stm32/f0/dma.h
View File

@ -32,11 +32,7 @@
#define LIBOPENCM3_DMA_H
#include <libopencm3/stm32/common/dma_common_l1f013.h>
/* DMA channel selection register (DMAx_CSELR) */
#define DMA_CSELR(dma_base) MMIO32((dma_base) + 0xA8)
#define DMA1_CSELR DMA_CSELR(DMA1)
#define DMA2_CSELR DMA_CSELR(DMA2)
#include <libopencm3/stm32/common/dma_common_csel.h>
#endif

6
include/libopencm3/stm32/l4/dma.h
View File

@ -33,10 +33,6 @@
#define LIBOPENCM3_DMA_H
#include <libopencm3/stm32/common/dma_common_l1f013.h>
/* DMA channel selection register (DMAx_CSELR) */
#define DMA_CSELR(dma_base) MMIO32((dma_base) + 0xA8)
#define DMA1_CSELR DMA_CSELR(DMA1)
#define DMA2_CSELR DMA_CSELR(DMA2)
#include <libopencm3/stm32/common/dma_common_csel.h>
#endif