jackcartersmith/blackmagic
1
0
Fork 0
Code Issues Pull Requests Releases Activity

Added definitions for WWDG.

Browse Source
This commit is contained in:
Thomas Otto 2010-05-03 14:17:07 +02:00
parent 11b366b27d
commit e172a05f86
2 changed files with 76 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
include/libopenstm32.h
View File

@ -39,5 +39,6 @@
#include <libopenstm32/scb.h>
#include <libopenstm32/systick.h>
#include <libopenstm32/iwdg.h>
#include <libopenstm32/wwdg.h>
#endif

75
include/libopenstm32/wwdg.h Normal file
View File

@ -0,0 +1,75 @@
/*
* This file is part of the libopenstm32 project.
*
* Copyright (C) 2010 Thomas Otto <tommi@viadmin.org>
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef LIBOPENSTM32_WWDG_H
#define LIBOPENSTM32_WWDG_H
#include <libopenstm32/memorymap.h>
#include <libopenstm32/common.h>
/* --- WWDG registers ------------------------------------------------------ */
/* Control register (WWDG_CR) */
#define WWDG_CR MMIO32(WWDG_BASE + 0x00)
/* Configuration register (WWDG_CFR) */
#define WWDG_CFR MMIO32(WWDG_BASE + 0x04)
/* Status register (WWDG_SR) */
#define WWDG_SR MMIO32(WWDG_BASE + 0x08)
/* --- WWDG_CR values ------------------------------------------------------ */
/* WDGA: Activation bit */
#define WWDG_CR_WDGA (1 << 7)
/* T[6:0]: 7-bit counter (MSB to LSB) */
#define WWDG_CR_T_LSB 0
#define WWDG_CR_T0 (1 << 0)
#define WWDG_CR_T1 (1 << 1)
#define WWDG_CR_T2 (1 << 2)
#define WWDG_CR_T3 (1 << 3)
#define WWDG_CR_T4 (1 << 4)
#define WWDG_CR_T5 (1 << 5)
#define WWDG_CR_T6 (1 << 6)
/* --- WWDG_CFR values ----------------------------------------------------- */
/* EWI: Early wakeup interrupt */
#define WWDG_CFR_EWI (1 << 9)
/* WDGTB[8:7]: Timer base */
#define WWDG_CFR_WDGTB_LSB 7
#define WWDG_CFR_WDGTB_CK_DIV1 0x0
#define WWDG_CFR_WDGTB_CK_DIV2 0x1
#define WWDG_CFR_WDGTB_CK_DIV4 0x2
#define WWDG_CFR_WDGTB_CK_DIV8 0x3
/* W[6:0]: 7-bit window value */
#define WWDG_CFG_W_LSB 0
/* --- WWDG_SR values ------------------------------------------------------ */
/* EWIF: Early wakeup interrupt flag */
#define WWDG_SR_EWIF (1 << 0)
/* --- WWDG funtion prototypes---------------------------------------------- */
#endif