jackcartersmith/blackmagic
1
0
Fork 0
Code Issues Pull Requests Releases Activity

lpc17xx: memorymap: Fix AHB address and add peripherals

Browse Source
This commit is contained in:
Silvio Gissi 2014-10-27 21:48:21 +00:00 committed by Karl Palsson
parent 9a79e6036e
commit fe52894cf4
1 changed files with 8 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
include/libopencm3/lpc17xx/memorymap.h
View File

@ -2,6 +2,7 @@
* This file is part of the libopencm3 project. * This file is part of the libopencm3 project.
* *
* Copyright (C) 2010 Uwe Hermann <uwe@hermann-uwe.de> * Copyright (C) 2010 Uwe Hermann <uwe@hermann-uwe.de>
* Copyright (C) 2012 Silvio Gissi <silvio.gissi@outlook.com>
* *
* This library is free software: you can redistribute it and/or modify * This library is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by * it under the terms of the GNU Lesser General Public License as published by
@ -20,14 +21,14 @@
#ifndef LPC17XX_MEMORYMAP_H #ifndef LPC17XX_MEMORYMAP_H
#define LPC17XX_MEMORYMAP_H #define LPC17XX_MEMORYMAP_H
#include <libopencm3/cm3/common.h> #include <libopencm3/cm3/memorymap.h>
/* --- LPC17XX specific peripheral definitions ----------------------------- */ /* --- LPC17XX specific peripheral definitions ----------------------------- */
/* Memory map for all busses */ /* Memory map for all busses */
#define PERIPH_BASE_APB0 (0x40000000U) #define PERIPH_BASE_APB0 (0x40000000U)
#define PERIPH_BASE_APB1 (0x40080000U) #define PERIPH_BASE_APB1 (0x40080000U)
#define PERIPH_BASE_AHB (0x20000000U) #define PERIPH_BASE_AHB (0x50000000U)
/* Register boundary addresses */ /* Register boundary addresses */
@ -56,10 +57,10 @@
/* PERIPH_BASE_APB0 + 0X60000 (0x6000 0000 - 0x4007 BFFF): Reserved */ /* PERIPH_BASE_APB0 + 0X60000 (0x6000 0000 - 0x4007 BFFF): Reserved */
/* AHB */ /* AHB */
#define GPIO_PIO0_BASE (PERIPH_BASE_AHB + 0x9c000) #define ETHERNET_BASE (PERIPH_BASE_AHB + 0x00000)
#define GPIO_PIO1_BASE (PERIPH_BASE_AHB + 0x9c020) #define GPDMA_BASE (PERIPH_BASE_AHB + 0x04000)
#define GPIO_PIO2_BASE (PERIPH_BASE_AHB + 0x9c040) /* PERIPH_BASE_AHB + 0X08000 (0x5000 8000 - 0x5000 BFFF): Reserved */
#define GPIO_PIO3_BASE (PERIPH_BASE_AHB + 0x9c060) #define USB_BASE (PERIPH_BASE_AHB + 0x0c000)
#define GPIO_PIO4_BASE (PERIPH_BASE_AHB + 0x9c080) /* PERIPH_BASE_AHB + 0X10000 (0x5001 0000 - 0x501F FFFF): Reserved */
#endif #endif