Adds an include file (and required RCC and memorymap changes) to address registers in the QUADSPI peripheral on the F4 line of processors.
Adds an include file (and required RCC and memorymap changes) to address registers in the QUADSPI peripheral on the F4 line of processors.