3a7cbec776
As done by esden for the F4, remove typedefs and add prefixes to clock enums
This extends this to all stm32 families.
Let's not hide the fact that these variables are structs/enums.
We are filling up the namespace badly enough, we should be prefixing as
much as we can with the module names at least. As users we already run
often enough in namespace colisions we don't have to make it worse.
* CLOCK_3V3_xxx enums renamed to RCC_CLOCK_3V3_xxx
* clock enums (PLL, HSI, HSE ...) prefixed with RCC_
* scale enum of pwr module prefixed with PWR_
94 lines
2.6 KiB
C
94 lines
2.6 KiB
C
/** @addtogroup pwr_defines
|
|
|
|
@author @htmlonly © @endhtmlonly 2011 Stephen Caudle <scaudle@doceme.com>
|
|
@author @htmlonly © @endhtmlonly 2012 Karl Palsson <karlp@tweak.net.au>
|
|
*/
|
|
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2011 Stephen Caudle <scaudle@doceme.com>
|
|
* Copyright (C) 2012 Karl Palsson <karlp@tweak.net.au>
|
|
*
|
|
* This library is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef LIBOPENCM3_PWR_COMMON_L01_H
|
|
#define LIBOPENCM3_PWR_COMMON_L01_H
|
|
|
|
#include <libopencm3/stm32/common/pwr_common_all.h>
|
|
|
|
/* --- PWR_CR values ------------------------------------------------------- */
|
|
|
|
/* Bits [31:15]: Reserved */
|
|
|
|
/* LPRUN: Low power run mode */
|
|
#define PWR_CR_LPRUN (1 << 14)
|
|
|
|
/* VOS[12:11]: Regulator voltage scaling output selection */
|
|
#define PWR_CR_VOS_LSB 11
|
|
/** @defgroup pwr_vos Voltage Scaling Output level selection
|
|
@ingroup pwr_defines
|
|
|
|
@{*/
|
|
#define PWR_CR_VOS_RANGE1 (0x1 << PWR_CR_VOS_LSB)
|
|
#define PWR_CR_VOS_RANGE2 (0x2 << PWR_CR_VOS_LSB)
|
|
#define PWR_CR_VOS_RANGE3 (0x3 << PWR_CR_VOS_LSB)
|
|
/**@}*/
|
|
#define PWR_CR_VOS_MASK (0x3 << PWR_CR_VOS_LSB)
|
|
|
|
/* FWU: Fast wakeup */
|
|
#define PWR_CR_FWU (1 << 10)
|
|
|
|
/* ULP: Ultralow power mode */
|
|
#define PWR_CR_ULP (1 << 9)
|
|
|
|
/* LPSDSR: Low-power deepsleep/sleep/low power run */
|
|
#define PWR_CR_LPSDSR (1 << 0) /* masks common PWR_CR_LPDS */
|
|
|
|
/* --- PWR_CSR values ------------------------------------------------------- */
|
|
|
|
/* EWUP2: Enable WKUP2 pin */
|
|
#define PWR_CSR_EWUP2 (1 << 9)
|
|
|
|
/* EWUP1: Enable WKUP1 pin */
|
|
#define PWR_CSR_EWUP1 PWR_CSR_EWUP
|
|
|
|
/* REGLPF : Regulator LP flag */
|
|
#define PWR_CSR_REGLPF (1 << 5)
|
|
|
|
/* VOSF: Voltage Scaling select flag */
|
|
#define PWR_CSR_VOSF (1 << 4)
|
|
|
|
/* VREFINTRDYF: Internal voltage reference (VREFINT) ready flag */
|
|
#define PWR_CSR_VREFINTRDYF (1 << 3)
|
|
|
|
|
|
|
|
/* --- Function prototypes ------------------------------------------------- */
|
|
|
|
enum pwr_vos_scale {
|
|
PWR_SCALE1,
|
|
PWR_SCALE2,
|
|
PWR_SCALE3,
|
|
} vos_scale_t;
|
|
|
|
BEGIN_DECLS
|
|
|
|
void pwr_set_vos_scale(enum pwr_vos_scale scale);
|
|
|
|
END_DECLS
|
|
|
|
#endif
|
|
|