113 lines
3.5 KiB
C
113 lines
3.5 KiB
C
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2010 Piotr Esden-Tempski <piotr@esden.net>
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef LIBOPENCM3_NVIC_H
|
|
#define LIBOPENCM3_NVIC_H
|
|
|
|
#include <libopencm3/stm32/memorymap.h>
|
|
#include <libopencm3/cm3/common.h>
|
|
|
|
/* --- NVIC Registers ------------------------------------------------------ */
|
|
|
|
/* ISER: Interrupt Set Enable Registers */
|
|
/* Note: 8 32bit Registers */
|
|
#define NVIC_ISER(iser_id) MMIO32(NVIC_BASE + 0x00 + (iser_id * 4))
|
|
|
|
/* NVIC_BASE + 0x020 (0xE000 E120 - 0xE000 E17F): Reserved */
|
|
|
|
/* ICER: Interrupt Clear Enable Registers */
|
|
/* Note: 8 32bit Registers */
|
|
#define NVIC_ICER(icer_id) MMIO32(NVIC_BASE + 0x80 + (icer_id * 4))
|
|
|
|
/* NVIC_BASE + 0x0A0 (0xE000 E1A0 - 0xE000 E1FF): Reserved */
|
|
|
|
/* ISPR: Interrupt Set Pending Registers */
|
|
/* Note: 8 32bit Registers */
|
|
#define NVIC_ISPR(ispr_id) MMIO32(NVIC_BASE + 0x100 + (ispr_id * 4))
|
|
|
|
/* NVIC_BASE + 0x120 (0xE000 E220 - 0xE000 E27F): Reserved */
|
|
|
|
/* ICPR: Interrupt Clear Pending Registers */
|
|
/* Note: 8 32bit Registers */
|
|
#define NVIC_ICPR(icpr_id) MMIO32(NVIC_BASE + 0x180 + (icpr_id * 4))
|
|
|
|
/* NVIC_BASE + 0x1A0 (0xE000 E2A0 - 0xE00 E2FF): Reserved */
|
|
|
|
/* IABR: Interrupt Active Bit Register */
|
|
/* Note: 8 32bit Registers */
|
|
#define NVIC_IABR(iabr_id) MMIO32(NVIC_BASE + 0x200 + (iabr_id * 4))
|
|
|
|
/* NVIC_BASE + 0x220 (0xE000 E320 - 0xE000 E3FF): Reserved */
|
|
|
|
/* IPR: Interrupt Priority Registers */
|
|
/* Note: 240 8bit Registers */
|
|
#define NVIC_IPR(ipr_id) MMIO8(NVIC_BASE + 0x300 + ipr_id)
|
|
|
|
/* STIR: Software Trigger Interrupt Register */
|
|
#define NVIC_STIR MMIO32(STIR_BASE)
|
|
|
|
/* --- IRQ channel numbers-------------------------------------------------- */
|
|
|
|
/* Cortex M3 System Interrupts */
|
|
#define NVIC_NMI_IRQ -14
|
|
#define NVIC_HARD_FAULT_IRQ -13
|
|
#define NVIC_MEM_MANAGE_IRQ -12
|
|
#define NVIC_BUS_FAULT_IRQ -11
|
|
#define NVIC_USAGE_FAULT_IRQ -10
|
|
/* irq numbers -6 to -9 are reserved */
|
|
#define NVIC_SV_CALL_IRQ -5
|
|
#define DEBUG_MONITOR_IRQ -4
|
|
/* irq number -3 reserved */
|
|
#define NVIC_PENDSV_IRQ -2
|
|
#define NVIC_SYSTICK_IRQ -1
|
|
|
|
|
|
/* Note: User interrupts are family specific and are defined in a familiy
|
|
* specific header file in the corresponding subfolder.
|
|
*/
|
|
|
|
#ifdef STM32F1
|
|
#include <libopencm3/stm32/f1/nvic_f1.h>
|
|
#else
|
|
#ifdef STM32F2
|
|
#include <libopencm3/stm32/f2/nvic_f2.h>
|
|
#else
|
|
#ifdef STM32F4
|
|
#include <libopencm3/stm32/f4/nvic_f4.h>
|
|
#else
|
|
#error "stm32 family not defined."
|
|
#endif
|
|
#endif
|
|
#endif
|
|
|
|
|
|
/* --- NVIC functions ------------------------------------------------------ */
|
|
|
|
void nvic_enable_irq(u8 irqn);
|
|
void nvic_disable_irq(u8 irqn);
|
|
u8 nvic_get_pending_irq(u8 irqn);
|
|
void nvic_set_pending_irq(u8 irqn);
|
|
void nvic_clear_pending_irq(u8 irqn);
|
|
u8 nvic_get_active_irq(u8 irqn);
|
|
u8 nvic_get_irq_enabled(u8 irqn);
|
|
void nvic_set_priority(u8 irqn, u8 priority);
|
|
void nvic_generate_software_interrupt(u8 irqn);
|
|
|
|
#endif
|