register bits were not cleared before setting. refactored to be similar to how the drive strength register is being set.