324 lines
13 KiB
C
324 lines
13 KiB
C
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2010 Gareth McMullin <gareth@blacksphere.co.nz>
|
|
*
|
|
* This program is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef LIBOPENCM3_OTG_FS_H
|
|
#define LIBOPENCM3_OTG_FS_H
|
|
|
|
#include <libopencm3/stm32/memorymap.h>
|
|
#include <libopencm3/cm3/common.h>
|
|
|
|
/* Core Global Control and Status Registers */
|
|
#define OTG_FS_OTGCTL MMIO32(USB_OTG_FS_BASE + 0x000)
|
|
#define OTG_FS_GOTGINT MMIO32(USB_OTG_FS_BASE + 0x004)
|
|
#define OTG_FS_GAHBCFG MMIO32(USB_OTG_FS_BASE + 0x008)
|
|
#define OTG_FS_GUSBCFG MMIO32(USB_OTG_FS_BASE + 0x00C)
|
|
#define OTG_FS_GRSTCTL MMIO32(USB_OTG_FS_BASE + 0x010)
|
|
#define OTG_FS_GINTSTS MMIO32(USB_OTG_FS_BASE + 0x014)
|
|
#define OTG_FS_GINTMSK MMIO32(USB_OTG_FS_BASE + 0x018)
|
|
#define OTG_FS_GRXSTSR MMIO32(USB_OTG_FS_BASE + 0x01C)
|
|
#define OTG_FS_GRXSTSP MMIO32(USB_OTG_FS_BASE + 0x020)
|
|
#define OTG_FS_GRXFSIZ MMIO32(USB_OTG_FS_BASE + 0x024)
|
|
#define OTG_FS_GNPTXFSIZ MMIO32(USB_OTG_FS_BASE + 0x028)
|
|
#define OTG_FS_GNPTXSTS MMIO32(USB_OTG_FS_BASE + 0x02C)
|
|
#define OTG_FS_GCCFG MMIO32(USB_OTG_FS_BASE + 0x038)
|
|
#define OTG_FS_CID MMIO32(USB_OTG_FS_BASE + 0x03C)
|
|
#define OTG_FS_HPTXFSIZ MMIO32(USB_OTG_FS_BASE + 0x100)
|
|
#define OTG_FS_DIEPTXF(x) MMIO32(USB_OTG_FS_BASE + 0x104 + 4*(x-1))
|
|
|
|
/* Host-mode Control and Status Registers */
|
|
#define OTG_FS_HCFG MMIO32(USB_OTG_FS_BASE + 0x400)
|
|
#define OTG_FS_HFIR MMIO32(USB_OTG_FS_BASE + 0x404)
|
|
#define OTG_FS_HFNUM MMIO32(USB_OTG_FS_BASE + 0x408)
|
|
#define OTG_FS_HPTXSTS MMIO32(USB_OTG_FS_BASE + 0x410)
|
|
#define OTG_FS_HAINT MMIO32(USB_OTG_FS_BASE + 0x414)
|
|
#define OTG_FS_HAINTMSK MMIO32(USB_OTG_FS_BASE + 0x418)
|
|
#define OTG_FS_HPRT MMIO32(USB_OTG_FS_BASE + 0x440)
|
|
#define OTG_FS_HCCHARx MMIO32(USB_OTG_FS_BASE + 0x500)
|
|
#define OTG_FS_HCINTx MMIO32(USB_OTG_FS_BASE + 0x508)
|
|
#define OTG_FS_HCINTMSKx MMIO32(USB_OTG_FS_BASE + 0x50C)
|
|
#define OTG_FS_HCTSIZx MMIO32(USB_OTG_FS_BASE + 0x510)
|
|
|
|
/* Device-mode Control and Status Registers */
|
|
#define OTG_FS_DCFG MMIO32(USB_OTG_FS_BASE + 0x800)
|
|
#define OTG_FS_DCTL MMIO32(USB_OTG_FS_BASE + 0x804)
|
|
#define OTG_FS_DSTS MMIO32(USB_OTG_FS_BASE + 0x808)
|
|
#define OTG_FS_DIEPMSK MMIO32(USB_OTG_FS_BASE + 0x810)
|
|
#define OTG_FS_DOEPMSK MMIO32(USB_OTG_FS_BASE + 0x814)
|
|
#define OTG_FS_DAINT MMIO32(USB_OTG_FS_BASE + 0x818)
|
|
#define OTG_FS_DAINTMSK MMIO32(USB_OTG_FS_BASE + 0x81C)
|
|
#define OTG_FS_DVBUSDIS MMIO32(USB_OTG_FS_BASE + 0x828)
|
|
#define OTG_FS_DVBUSPULSE MMIO32(USB_OTG_FS_BASE + 0x82C)
|
|
#define OTG_FS_DIEPEMPMSK MMIO32(USB_OTG_FS_BASE + 0x834)
|
|
#define OTG_FS_DIEPCTL0 MMIO32(USB_OTG_FS_BASE + 0x900)
|
|
#define OTG_FS_DIEPCTL(x) MMIO32(USB_OTG_FS_BASE + 0x900 + 0x20*(x))
|
|
#define OTG_FS_DOEPCTL0 MMIO32(USB_OTG_FS_BASE + 0xB00)
|
|
#define OTG_FS_DOEPCTL(x) MMIO32(USB_OTG_FS_BASE + 0xB00 + 0x20*(x))
|
|
#define OTG_FS_DIEPINT(x) MMIO32(USB_OTG_FS_BASE + 0x908 + 0x20*(x))
|
|
#define OTG_FS_DOEPINT(x) MMIO32(USB_OTG_FS_BASE + 0xB08 + 0x20*(x))
|
|
#define OTG_FS_DIEPTSIZ0 MMIO32(USB_OTG_FS_BASE + 0x910)
|
|
#define OTG_FS_DOEPTSIZ0 MMIO32(USB_OTG_FS_BASE + 0xB10)
|
|
#define OTG_FS_DIEPTSIZ(x) MMIO32(USB_OTG_FS_BASE + 0x910 + 0x20*(x))
|
|
#define OTG_FS_DTXFSTS(x) MMIO32(USB_OTG_FS_BASE + 0x918 + 0x20*(x))
|
|
#define OTG_FS_DOEPTSIZ(x) MMIO32(USB_OTG_FS_BASE + 0xB10 + 0x20*(x))
|
|
|
|
/* Power and clock gating control and status register */
|
|
#define OTG_FS_PCGCCTL MMIO32(USB_OTG_FS_BASE + 0xE00)
|
|
|
|
/* Data FIFO */
|
|
#define OTG_FS_FIFO(x) ((volatile u32*)(USB_OTG_FS_BASE + (((x) + 1) << 12)))
|
|
|
|
/* Global CSRs */
|
|
/* OTG_FS AHB configuration register (OTG_FS_GAHBCFG) */
|
|
#define OTG_FS_GAHBCFG_GINT 0x0001
|
|
#define OTG_FS_GAHBCFG_TXFELVL 0x0080
|
|
#define OTG_FS_GAHBCFG_PTXFELVL 0x0100
|
|
|
|
/* OTG_FS USB configuration register (OTG_FS_GUSBCFG) */
|
|
#define OTG_FS_GUSBCFG_TOCAL 0x00000003
|
|
#define OTG_FS_GUSBCFG_SRPCAP 0x00000100
|
|
#define OTG_FS_GUSBCFG_HNPCAP 0x00000200
|
|
#define OTG_FS_GUSBCFG_TRDT_MASK (0xf << 10)
|
|
#define OTG_FS_GUSBCFG_TRDT_16BIT (0x5 << 10)
|
|
#define OTG_FS_GUSBCFG_TRDT_8BIT (0x9 << 10)
|
|
#define OTG_FS_GUSBCFG_NPTXRWEN 0x00004000
|
|
#define OTG_FS_GUSBCFG_FHMOD 0x20000000
|
|
#define OTG_FS_GUSBCFG_FDMOD 0x40000000
|
|
#define OTG_FS_GUSBCFG_CTXPKT 0x80000000
|
|
#define OTG_FS_GUSBCFG_PHYSEL (1 << 7)
|
|
|
|
/* OTG_FS reset register (OTG_FS_GRSTCTL) */
|
|
#define OTG_FS_GRSTCTL_AHBIDL (1 << 31)
|
|
/* Bits 30:11 - Reserved */
|
|
#define OTG_FS_GRSTCTL_TXFNUM_MASK (0x1f << 6)
|
|
#define OTG_FS_GRSTCTL_TXFFLSH (1 << 5)
|
|
#define OTG_FS_GRSTCTL_RXFFLSH (1 << 4)
|
|
/* Bit 3 - Reserved */
|
|
#define OTG_FS_GRSTCTL_FCRST (1 << 2)
|
|
#define OTG_FS_GRSTCTL_HSRST (1 << 1)
|
|
#define OTG_FS_GRSTCTL_CSRST (1 << 0)
|
|
|
|
/* OTG_FS interrupt status register (OTG_FS_GINTSTS) */
|
|
#define OTG_FS_GINTSTS_WKUPINT (1 << 31)
|
|
#define OTG_FS_GINTSTS_SRQINT (1 << 30)
|
|
#define OTG_FS_GINTSTS_DISCINT (1 << 29)
|
|
#define OTG_FS_GINTSTS_CIDSCHG (1 << 28)
|
|
/* Bit 27 - Reserved */
|
|
#define OTG_FS_GINTSTS_PTXFE (1 << 26)
|
|
#define OTG_FS_GINTSTS_HCINT (1 << 25)
|
|
#define OTG_FS_GINTSTS_HPRTINT (1 << 24)
|
|
/* Bits 23:22 - Reserved */
|
|
#define OTG_FS_GINTSTS_IPXFR (1 << 21)
|
|
#define OTG_FS_GINTSTS_INCOMPISOOUT (1 << 21)
|
|
#define OTG_FS_GINTSTS_IISOIXFR (1 << 20)
|
|
#define OTG_FS_GINTSTS_OEPINT (1 << 19)
|
|
#define OTG_FS_GINTSTS_IEPINT (1 << 18)
|
|
/* Bits 17:16 - Reserved */
|
|
#define OTG_FS_GINTSTS_EOPF (1 << 15)
|
|
#define OTG_FS_GINTSTS_ISOODRP (1 << 14)
|
|
#define OTG_FS_GINTSTS_ENUMDNE (1 << 13)
|
|
#define OTG_FS_GINTSTS_USBRST (1 << 12)
|
|
#define OTG_FS_GINTSTS_USBSUSP (1 << 11)
|
|
#define OTG_FS_GINTSTS_ESUSP (1 << 10)
|
|
/* Bits 9:8 - Reserved */
|
|
#define OTG_FS_GINTSTS_GONAKEFF (1 << 7)
|
|
#define OTG_FS_GINTSTS_GINAKEFF (1 << 6)
|
|
#define OTG_FS_GINTSTS_NPTXFE (1 << 5)
|
|
#define OTG_FS_GINTSTS_RXFLVL (1 << 4)
|
|
#define OTG_FS_GINTSTS_SOF (1 << 3)
|
|
#define OTG_FS_GINTSTS_OTGINT (1 << 2)
|
|
#define OTG_FS_GINTSTS_MMIS (1 << 1)
|
|
#define OTG_FS_GINTSTS_CMOD (1 << 0)
|
|
|
|
/* OTG_FS interrupt mask register (OTG_FS_GINTMSK) */
|
|
#define OTG_FS_GINTMSK_MMISM 0x00000002
|
|
#define OTG_FS_GINTMSK_OTGINT 0x00000004
|
|
#define OTG_FS_GINTMSK_SOFM 0x00000008
|
|
#define OTG_FS_GINTMSK_RXFLVLM 0x00000010
|
|
#define OTG_FS_GINTMSK_NPTXFEM 0x00000020
|
|
#define OTG_FS_GINTMSK_GINAKEFFM 0x00000040
|
|
#define OTG_FS_GINTMSK_GONAKEFFM 0x00000080
|
|
#define OTG_FS_GINTMSK_ESUSPM 0x00000400
|
|
#define OTG_FS_GINTMSK_USBSUSPM 0x00000800
|
|
#define OTG_FS_GINTMSK_USBRST 0x00001000
|
|
#define OTG_FS_GINTMSK_ENUMDNEM 0x00002000
|
|
#define OTG_FS_GINTMSK_ISOODRPM 0x00004000
|
|
#define OTG_FS_GINTMSK_EOPFM 0x00008000
|
|
#define OTG_FS_GINTMSK_EPMISM 0x00020000
|
|
#define OTG_FS_GINTMSK_IEPINT 0x00040000
|
|
#define OTG_FS_GINTMSK_OEPINT 0x00080000
|
|
#define OTG_FS_GINTMSK_IISOIXFRM 0x00100000
|
|
#define OTG_FS_GINTMSK_IISOOXFRM 0x00200000
|
|
#define OTG_FS_GINTMSK_IPXFRM 0x00200000
|
|
#define OTG_FS_GINTMSK_PRTIM 0x01000000
|
|
#define OTG_FS_GINTMSK_HCIM 0x02000000
|
|
#define OTG_FS_GINTMSK_PTXFEM 0x04000000
|
|
#define OTG_FS_GINTMSK_CIDSCHGM 0x10000000
|
|
#define OTG_FS_GINTMSK_DISCINT 0x20000000
|
|
#define OTG_FS_GINTMSK_SRQIM 0x40000000
|
|
#define OTG_FS_GINTMSK_WUIM 0x80000000
|
|
|
|
/* OTG_FS Receive Status Pop Register (OTG_FS_GRXSTSP) */
|
|
/* Bits 31:25 - Reserved */
|
|
#define OTG_FS_GRXSTSP_FRMNUM_MASK (0xf << 21)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_MASK (0xf << 17)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_GOUTNAK (0x1 << 17)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_OUT (0x2 << 17)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_OUT_COMP (0x3 << 17)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_SETUP_COMP (0x4 << 17)
|
|
#define OTG_FS_GRXSTSP_PKTSTS_SETUP (0x6 << 17)
|
|
#define OTG_FS_GRXSTSP_DPID_MASK (0x3 << 15)
|
|
#define OTG_FS_GRXSTSP_DPID_DATA0 (0x0 << 15)
|
|
#define OTG_FS_GRXSTSP_DPID_DATA1 (0x2 << 15)
|
|
#define OTG_FS_GRXSTSP_DPID_DATA2 (0x1 << 15)
|
|
#define OTG_FS_GRXSTSP_DPID_MDATA (0x3 << 15)
|
|
#define OTG_FS_GRXSTSP_BCNT_MASK (0x7ff << 4)
|
|
#define OTG_FS_GRXSTSP_EPNUM_MASK (0xf << 0)
|
|
|
|
/* OTG_FS general core configuration register (OTG_FS_GCCFG) */
|
|
/* Bits 31:21 - Reserved */
|
|
#define OTG_FS_GCCFG_SOFOUTEN (1 << 20)
|
|
#define OTG_FS_GCCFG_VBUSBSEN (1 << 19)
|
|
#define OTG_FS_GCCFG_VBUSASEN (1 << 18)
|
|
/* Bit 17 - Reserved */
|
|
#define OTG_FS_GCCFG_PWRDWN (1 << 16)
|
|
/* Bits 15:0 - Reserved */
|
|
|
|
|
|
/* Device-mode CSRs */
|
|
/* OTG_FS device control register (OTG_FS_DCTL) */
|
|
/* Bits 31:12 - Reserved */
|
|
#define OTG_FS_DCTL_POPRGDNE (1 << 11)
|
|
#define OTG_FS_DCTL_CGONAK (1 << 10)
|
|
#define OTG_FS_DCTL_SGONAK (1 << 9)
|
|
#define OTG_FS_DCTL_SGINAK (1 << 8)
|
|
#define OTG_FS_DCTL_TCTL_MASK (7 << 4)
|
|
#define OTG_FS_DCTL_GONSTS (1 << 3)
|
|
#define OTG_FS_DCTL_GINSTS (1 << 2)
|
|
#define OTG_FS_DCTL_SDIS (1 << 1)
|
|
#define OTG_FS_DCTL_RWUSIG (1 << 0)
|
|
|
|
/* OTG_FS device configuration register (OTG_FS_DCFG) */
|
|
#define OTG_FS_DCFG_DSPD 0x0003
|
|
#define OTG_FS_DCFG_NZLSOHSK 0x0004
|
|
#define OTG_FS_DCFG_DAD 0x07F0
|
|
#define OTG_FS_DCFG_PFIVL 0x1800
|
|
|
|
/* OTG_FS Device IN Endpoint Common Interrupt Mask Register (OTG_FS_DIEPMSK) */
|
|
/* Bits 31:10 - Reserved */
|
|
#define OTG_FS_DIEPMSK_BIM (1 << 9)
|
|
#define OTG_FS_DIEPMSK_TXFURM (1 << 8)
|
|
/* Bit 7 - Reserved */
|
|
#define OTG_FS_DIEPMSK_INEPNEM (1 << 6)
|
|
#define OTG_FS_DIEPMSK_INEPNMM (1 << 5)
|
|
#define OTG_FS_DIEPMSK_ITTXFEMSK (1 << 4)
|
|
#define OTG_FS_DIEPMSK_TOM (1 << 3)
|
|
/* Bit 2 - Reserved */
|
|
#define OTG_FS_DIEPMSK_EPDM (1 << 1)
|
|
#define OTG_FS_DIEPMSK_XFRCM (1 << 0)
|
|
|
|
/* OTG_FS Device OUT Endpoint Common Interrupt Mask Register (OTG_FS_DOEPMSK) */
|
|
/* Bits 31:10 - Reserved */
|
|
#define OTG_FS_DOEPMSK_BOIM (1 << 9)
|
|
#define OTG_FS_DOEPMSK_OPEM (1 << 8)
|
|
/* Bit 7 - Reserved */
|
|
#define OTG_FS_DOEPMSK_B2BSTUP (1 << 6)
|
|
/* Bit 5 - Reserved */
|
|
#define OTG_FS_DOEPMSK_OTEPDM (1 << 4)
|
|
#define OTG_FS_DOEPMSK_STUPM (1 << 3)
|
|
/* Bit 2 - Reserved */
|
|
#define OTG_FS_DOEPMSK_EPDM (1 << 1)
|
|
#define OTG_FS_DOEPMSK_XFRCM (1 << 0)
|
|
|
|
/* OTG_FS Device Control IN Endpoint 0 Control Register (OTG_FS_DIEPCTL0) */
|
|
#define OTG_FS_DIEPCTL0_EPENA (1 << 31)
|
|
#define OTG_FS_DIEPCTL0_EPDIS (1 << 30)
|
|
/* Bits 29:28 - Reserved */
|
|
#define OTG_FS_DIEPCTLX_SD0PID (1 << 28)
|
|
#define OTG_FS_DIEPCTL0_SNAK (1 << 27)
|
|
#define OTG_FS_DIEPCTL0_CNAK (1 << 26)
|
|
#define OTG_FS_DIEPCTL0_TXFNUM_MASK (0xf << 22)
|
|
#define OTG_FS_DIEPCTL0_STALL (1 << 21)
|
|
/* Bit 20 - Reserved */
|
|
#define OTG_FS_DIEPCTL0_EPTYP_MASK (0x3 << 18)
|
|
#define OTG_FS_DIEPCTL0_NAKSTS (1 << 17)
|
|
/* Bit 16 - Reserved */
|
|
#define OTG_FS_DIEPCTL0_USBAEP (1 << 15)
|
|
/* Bits 14:2 - Reserved */
|
|
#define OTG_FS_DIEPCTL0_MPSIZ_MASK (0x3 << 0)
|
|
#define OTG_FS_DIEPCTL0_MPSIZ_64 (0x0 << 0)
|
|
#define OTG_FS_DIEPCTL0_MPSIZ_32 (0x1 << 0)
|
|
#define OTG_FS_DIEPCTL0_MPSIZ_16 (0x2 << 0)
|
|
#define OTG_FS_DIEPCTL0_MPSIZ_8 (0x3 << 0)
|
|
|
|
/* OTG_FS Device Control OUT Endpoint 0 Control Register (OTG_FS_DOEPCTL0) */
|
|
#define OTG_FS_DOEPCTL0_EPENA (1 << 31)
|
|
#define OTG_FS_DOEPCTL0_EPDIS (1 << 30)
|
|
/* Bits 29:28 - Reserved */
|
|
#define OTG_FS_DOEPCTLX_SD0PID (1 << 28)
|
|
#define OTG_FS_DOEPCTL0_SNAK (1 << 27)
|
|
#define OTG_FS_DOEPCTL0_CNAK (1 << 26)
|
|
/* Bits 25:22 - Reserved */
|
|
#define OTG_FS_DOEPCTL0_STALL (1 << 21)
|
|
#define OTG_FS_DOEPCTL0_SNPM (1 << 20)
|
|
#define OTG_FS_DOEPCTL0_EPTYP_MASK (0x3 << 18)
|
|
#define OTG_FS_DOEPCTL0_NAKSTS (1 << 17)
|
|
/* Bit 16 - Reserved */
|
|
#define OTG_FS_DOEPCTL0_USBAEP (1 << 15)
|
|
/* Bits 14:2 - Reserved */
|
|
#define OTG_FS_DOEPCTL0_MPSIZ_MASK (0x3 << 0)
|
|
#define OTG_FS_DOEPCTL0_MPSIZ_64 (0x0 << 0)
|
|
#define OTG_FS_DOEPCTL0_MPSIZ_32 (0x1 << 0)
|
|
#define OTG_FS_DOEPCTL0_MPSIZ_16 (0x2 << 0)
|
|
#define OTG_FS_DOEPCTL0_MPSIZ_8 (0x3 << 0)
|
|
|
|
/* OTG_FS Device IN Endpoint Interrupt Register (OTG_FS_DIEPINTx) */
|
|
/* Bits 31:8 - Reserved */
|
|
#define OTG_FS_DIEPINTX_TXFE (1 << 7)
|
|
#define OTG_FS_DIEPINTX_INEPNE (1 << 6)
|
|
/* Bit 5 - Reserved */
|
|
#define OTG_FS_DIEPINTX_ITTXFE (1 << 4)
|
|
#define OTG_FS_DIEPINTX_TOC (1 << 3)
|
|
/* Bit 2 - Reserved */
|
|
#define OTG_FS_DIEPINTX_EPDISD (1 << 1)
|
|
#define OTG_FS_DIEPINTX_XFRC (1 << 0)
|
|
|
|
/* OTG_FS Device IN Endpoint Interrupt Register (OTG_FS_DOEPINTx) */
|
|
/* Bits 31:7 - Reserved */
|
|
#define OTG_FS_DOEPINTX_B2BSTUP (1 << 6)
|
|
/* Bit 5 - Reserved */
|
|
#define OTG_FS_DOEPINTX_OTEPDIS (1 << 4)
|
|
#define OTG_FS_DOEPINTX_STUP (1 << 3)
|
|
/* Bit 2 - Reserved */
|
|
#define OTG_FS_DOEPINTX_EPDISD (1 << 1)
|
|
#define OTG_FS_DOEPINTX_XFRC (1 << 0)
|
|
|
|
/* OTG_FS Device OUT Endpoint 0 Transfer Size Regsiter (OTG_FS_DOEPTSIZ0) */
|
|
/* Bit 31 - Reserved */
|
|
#define OTG_FS_DIEPSIZ0_STUPCNT_1 (0x1 << 29)
|
|
#define OTG_FS_DIEPSIZ0_STUPCNT_2 (0x2 << 29)
|
|
#define OTG_FS_DIEPSIZ0_STUPCNT_3 (0x3 << 29)
|
|
#define OTG_FS_DIEPSIZ0_STUPCNT_MASK (0x3 << 29)
|
|
/* Bits 28:20 - Reserved */
|
|
#define OTG_FS_DIEPSIZ0_PKTCNT (1 << 19)
|
|
/* Bits 18:7 - Reserved */
|
|
#define OTG_FS_DIEPSIZ0_XFRSIZ_MASK (0x7f << 0)
|
|
|
|
#endif
|
|
|