2b1ddc8490
The original submitter of this squished everything into one series, and has not returned. The code mostly appears good, and review comments were followed for the most part. The project doesn't really maintain any testing or board farm for sam3/sam4 parts, so we're going to just trust our users. Reviewed-by: Karl Palsson <karlp@tweak.net.au> sam/4l: IRQ Configuration file (irq.json) sam/4l: Basic Memory Map. sam/4l: GPIO Defines. sam/4l: GPIO Functions Added everything that needed to compile the library: Makefile, Linker Script and common includes. sam/4l: SCIF function to start OSC. sam/4l: GPIO Enable/Disable and Multiplexing configuration functions. sam/4l: PLL Clock configuration. sam/4l: Peripheral clock configuration and basic USART support. sam: USART Character length configuration. sam/4l: Generic Clock configuration functions. sam/4l: Analog to Digital Converter Interface (ADCIFE) basic support.
181 lines
5.4 KiB
C
181 lines
5.4 KiB
C
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* This library is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef LIBOPENCM3_GPIO_H
|
|
#define LIBOPENCM3_GPIO_H
|
|
|
|
#include <libopencm3/cm3/common.h>
|
|
#include <libopencm3/sam/memorymap.h>
|
|
#include <libopencm3/sam/common/gpio_common_all.h>
|
|
|
|
#define GPIOA (GPIO_BASE)
|
|
#define GPIOB (GPIO_BASE + 0x200)
|
|
#define GPIOC (GPIO_BASE + 0x400)
|
|
|
|
#define GPIO0 (1 << 0)
|
|
#define GPIO1 (1 << 1)
|
|
#define GPIO2 (1 << 2)
|
|
#define GPIO3 (1 << 3)
|
|
#define GPIO4 (1 << 4)
|
|
#define GPIO5 (1 << 5)
|
|
#define GPIO6 (1 << 6)
|
|
#define GPIO7 (1 << 7)
|
|
#define GPIO8 (1 << 8)
|
|
#define GPIO9 (1 << 9)
|
|
#define GPIO10 (1 << 10)
|
|
#define GPIO11 (1 << 11)
|
|
#define GPIO12 (1 << 12)
|
|
#define GPIO13 (1 << 13)
|
|
#define GPIO14 (1 << 14)
|
|
#define GPIO15 (1 << 15)
|
|
#define GPIO16 (1 << 16)
|
|
#define GPIO17 (1 << 17)
|
|
#define GPIO18 (1 << 18)
|
|
#define GPIO19 (1 << 19)
|
|
#define GPIO20 (1 << 20)
|
|
#define GPIO21 (1 << 21)
|
|
#define GPIO22 (1 << 22)
|
|
#define GPIO23 (1 << 23)
|
|
#define GPIO24 (1 << 24)
|
|
#define GPIO25 (1 << 25)
|
|
#define GPIO26 (1 << 26)
|
|
#define GPIO27 (1 << 27)
|
|
#define GPIO28 (1 << 28)
|
|
#define GPIO29 (1 << 29)
|
|
#define GPIO30 (1 << 30)
|
|
#define GPIO31 (1 << 31)
|
|
|
|
|
|
#define GPIO_GPER(X) MMIO32(X)
|
|
#define GPIO_GPERS(X) MMIO32((X) + 0x004)
|
|
#define GPIO_GPERC(X) MMIO32((X) + 0x008)
|
|
#define GPIO_GPERT(X) MMIO32((X) + 0x00C)
|
|
|
|
#define GPIO_PMR(P, I) MMIO32((P) + (0x10*(1 + (I))))
|
|
#define GPIO_PMR_SETVAL(P, I, S) MMIO32((P) + (0x10*(1 + (I)) + ((S) ? 0x04 : 0x08)))
|
|
|
|
#define GPIO_PMR0(X) MMIO32((X) + 0x010)
|
|
#define GPIO_PMR0S(X) MMIO32((X) + 0x014)
|
|
#define GPIO_PMR0C(X) MMIO32((X) + 0x018)
|
|
#define GPIO_PMR0T(X) MMIO32((X) + 0x01C)
|
|
|
|
#define GPIO_PMR1(X) MMIO32((X) + 0x020)
|
|
#define GPIO_PMR1S(X) MMIO32((X) + 0x024)
|
|
#define GPIO_PMR1C(X) MMIO32((X) + 0x028)
|
|
#define GPIO_PMR1T(X) MMIO32((X) + 0x02C)
|
|
|
|
#define GPIO_PMR2(X) MMIO32((X) + 0x030)
|
|
#define GPIO_PMR2S(X) MMIO32((X) + 0x034)
|
|
#define GPIO_PMR2C(X) MMIO32((X) + 0x038)
|
|
#define GPIO_PMR2T(X) MMIO32((X) + 0x03C)
|
|
|
|
#define GPIO_ODER(X) MMIO32((X) + 0x040)
|
|
#define GPIO_ODERS(X) MMIO32((X) + 0x044)
|
|
#define GPIO_ODERC(X) MMIO32((X) + 0x048)
|
|
#define GPIO_ODERT(X) MMIO32((X) + 0x04C)
|
|
|
|
#define GPIO_OVR(X) MMIO32((X) + 0x050)
|
|
#define GPIO_OVRS(X) MMIO32((X) + 0x054)
|
|
#define GPIO_OVRC(X) MMIO32((X) + 0x058)
|
|
#define GPIO_OVRT(X) MMIO32((X) + 0x05C)
|
|
|
|
#define GPIO_PVR(X) MMIO32((X) + 0x060)
|
|
|
|
#define GPIO_PUER(X) MMIO32((X) + 0x070)
|
|
#define GPIO_PUERS(X) MMIO32((X) + 0x074)
|
|
#define GPIO_PUERC(X) MMIO32((X) + 0x078)
|
|
#define GPIO_PUERT(X) MMIO32((X) + 0x07C)
|
|
|
|
#define GPIO_PDER(X) MMIO32((X) + 0x080)
|
|
#define GPIO_PDERS(X) MMIO32((X) + 0x084)
|
|
#define GPIO_PDERC(X) MMIO32((X) + 0x088)
|
|
#define GPIO_PDERT(X) MMIO32((X) + 0x08C)
|
|
|
|
#define GPIO_IER(X) MMIO32((X) + 0x090)
|
|
#define GPIO_IERS(X) MMIO32((X) + 0x094)
|
|
#define GPIO_IERC(X) MMIO32((X) + 0x098)
|
|
#define GPIO_IERT(X) MMIO32((X) + 0x09C)
|
|
|
|
#define GPIO_IMR0(X) MMIO32((X) + 0x0A0)
|
|
#define GPIO_IMR0S(X) MMIO32((X) + 0x0A4)
|
|
#define GPIO_IMR0C(X) MMIO32((X) + 0x0A8)
|
|
#define GPIO_IMR0T(X) MMIO32((X) + 0x0AC)
|
|
|
|
#define GPIO_IMR1(X) MMIO32((X) + 0x0B0)
|
|
#define GPIO_IMR1S(X) MMIO32((X) + 0x0B4)
|
|
#define GPIO_IMR1C(X) MMIO32((X) + 0x0B8)
|
|
#define GPIO_IMR1T(X) MMIO32((X) + 0x0BC)
|
|
|
|
#define GPIO_GFER(X) MMIO32((X) + 0x0C0)
|
|
#define GPIO_GFERS(X) MMIO32((X) + 0x0C4)
|
|
#define GPIO_GFERC(X) MMIO32((X) + 0x0C8)
|
|
#define GPIO_GFERT(X) MMIO32((X) + 0x0CC)
|
|
|
|
#define GPIO_IFR(X) MMIO32((X) + 0x0D0)
|
|
#define GPIO_IFRC(X) MMIO32((X) + 0x0D8)
|
|
|
|
#define GPIO_ODCR0(X) MMIO32((X) + 0x100)
|
|
#define GPIO_ODCR0S(X) MMIO32((X) + 0x104)
|
|
#define GPIO_ODCR0C(X) MMIO32((X) + 0x108)
|
|
#define GPIO_ODCR0T(X) MMIO32((X) + 0x10C)
|
|
|
|
#define GPIO_ODCR1(X) MMIO32((X) + 0x110)
|
|
#define GPIO_ODCR1S(X) MMIO32((X) + 0x114)
|
|
#define GPIO_ODCR1C(X) MMIO32((X) + 0x118)
|
|
#define GPIO_ODCR1T(X) MMIO32((X) + 0x11C)
|
|
|
|
#define GPIO_OSRR0(X) MMIO32((X) + 0x130)
|
|
#define GPIO_OSRR0S(X) MMIO32((X) + 0x134)
|
|
#define GPIO_OSRR0C(X) MMIO32((X) + 0x138)
|
|
#define GPIO_OSRR0T(X) MMIO32((X) + 0x13C)
|
|
|
|
#define GPIO_STER(X) MMIO32((X) + 0x160)
|
|
#define GPIO_STERS(X) MMIO32((X) + 0x164)
|
|
#define GPIO_STERC(X) MMIO32((X) + 0x168)
|
|
#define GPIO_STERT(X) MMIO32((X) + 0x16C)
|
|
|
|
#define GPIO_EVER(X) MMIO32((X) + 0x180)
|
|
#define GPIO_EVERS(X) MMIO32((X) + 0x184)
|
|
#define GPIO_EVERC(X) MMIO32((X) + 0x188)
|
|
#define GPIO_EVERT(X) MMIO32((X) + 0x18C)
|
|
|
|
#define GPIO_PARAMETER(X) MMIO32((X) + 0x1f8)
|
|
#define GPIO_VERSION(X) MMIO32((X) + 0x1fc)
|
|
|
|
enum gpio_mode {
|
|
// Peripherals
|
|
GPIO_MODE_A = 0,
|
|
GPIO_MODE_B,
|
|
GPIO_MODE_C,
|
|
GPIO_MODE_D,
|
|
GPIO_MODE_E,
|
|
GPIO_MODE_F,
|
|
GPIO_MODE_G,
|
|
GPIO_MODE_H,
|
|
GPIO_MODE_IN,
|
|
GPIO_MODE_OUT,
|
|
};
|
|
|
|
BEGIN_DECLS
|
|
|
|
void gpio_enable(uint32_t gpioport, uint32_t gpios, enum gpio_mode mode);
|
|
void gpio_disable(uint32_t gpioport, uint32_t gpios);
|
|
|
|
END_DECLS
|
|
|
|
#endif
|