330d5fd5be
GD32F1X0 (X can be 3, 5, 7 and 9) is a series of Cortex-M3 MCUs by GigaDevice, which features pin-to-pin package compatibility with STM32F030 MCU line. F150 adds USB support to F130, and F170/F190 adds CAN support. Currently the code mainly targets GD32F130 and F150 chips. Some register are different between F130/150 and F170/190, just like the difference between STM32F1 Performance line and Connectivity line. From the perspective of registers and memory map, GD32F1X0 seems like a mixture between STM32F1 and STM32F0 (because it is designed to be pin-to-pin compatible with F0, but with Cortex-M3 like F1). A bunch of code are shared between STM32 and GD32, and these code are specially processed to include the GD32 headers instead of STM32 headers when meet GD32F1X0. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Reviewed-by: Karl Palsson <karlp@tweak.net.au> gd32/rcc.[ch] are forks of stm32f1/rcc gd32/flash.[ch] are forks of stm32f0/flash No attempts at deduplicating this have been done at this stage. We can see where they move in the future.
104 lines
3.5 KiB
C
104 lines
3.5 KiB
C
/** @defgroup flash_defines FLASH Defines
|
|
*
|
|
* @brief <b>Defined Constants and Types for the GD32F1x0 Flash memory</b>
|
|
*
|
|
* @ingroup GD32F1x0_defines
|
|
*
|
|
* @version 1.0.0
|
|
*
|
|
* @author @htmlonly © @endhtmlonly 2013
|
|
* Frantisek Burian <BuFran@seznam.cz>
|
|
*
|
|
* @date 14 January 2014
|
|
*
|
|
* LGPL License Terms @ref lgpl_license
|
|
*/
|
|
/*
|
|
* This file is part of the libopencm3 project.
|
|
*
|
|
* Copyright (C) 2013 Frantisek Burian <BuFran@seznam.cz>
|
|
*
|
|
* This library is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU Lesser General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public License
|
|
* along with this library. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef LIBOPENCM3_FLASH_H
|
|
#define LIBOPENCM3_FLASH_H
|
|
/**@{*/
|
|
|
|
#include <libopencm3/stm32/common/flash_common_all.h>
|
|
#include <libopencm3/stm32/common/flash_common_f.h>
|
|
#include <libopencm3/stm32/common/flash_common_f01.h>
|
|
|
|
/*****************************************************************************/
|
|
/* Register values */
|
|
/*****************************************************************************/
|
|
|
|
/* --- FLASH_ACR values ---------------------------------------------------- */
|
|
|
|
/** @defgroup flash_latency FLASH Wait States
|
|
@ingroup flash_defines
|
|
@{*/
|
|
#define FLASH_ACR_LATENCY_000_024MHZ 0
|
|
#define FLASH_ACR_LATENCY_024_048MHZ 1
|
|
#define FLASH_ACR_LATENCY_048_072MHZ 2
|
|
#define FLASH_ACR_LATENCY_0WS 0
|
|
#define FLASH_ACR_LATENCY_1WS 1
|
|
#define FLASH_ACR_LATENCY_2WS 1
|
|
/**@}*/
|
|
|
|
/* --- FLASH_SR values ----------------------------------------------------- */
|
|
|
|
#define FLASH_SR_EOP (1 << 5)
|
|
#define FLASH_SR_WRPRTERR (1 << 4)
|
|
#define FLASH_SR_PGERR (1 << 2)
|
|
#define FLASH_SR_BSY (1 << 0)
|
|
|
|
/* --- FLASH_CR values ----------------------------------------------------- */
|
|
|
|
#define FLASH_CR_OBL_LAUNCH (1 << 13)
|
|
|
|
/* --- FLASH_OBR values ---------------------------------------------------- */
|
|
|
|
#define FLASH_OBR_DATA1_SHIFT 24
|
|
#define FLASH_OBR_DATA1 (0xFF << FLASH_OBR_DATA1_SHIFT)
|
|
#define FLASH_OBR_DATA0_SHIFT 16
|
|
#define FLASH_OBR_DATA0 (0xFF << FLASH_OBR_DATA0_SHIFT)
|
|
#define FLASH_OBR_USER_SHIFT 8
|
|
#define FLASH_OBR_USER (0xFF << FLASH_OBR_USER_SHIFT)
|
|
|
|
#define FLASH_OBR_RDPRT (3 << FLASH_OBR_RDPRT_SHIFT)
|
|
#define FLASH_OBR_RDPRT_L0 (0 << FLASH_OBR_RDPRT_SHIFT)
|
|
#define FLASH_OBR_RDPRT_L1 (1 << FLASH_OBR_RDPRT_SHIFT)
|
|
#define FLASH_OBR_RDPRT_L2 (3 << FLASH_OBR_RDPRT_SHIFT)
|
|
|
|
/*****************************************************************************/
|
|
/* API definitions */
|
|
/*****************************************************************************/
|
|
|
|
/* Read protection option byte protection level setting */
|
|
#define FLASH_RDP_L0 ((uint8_t)0xa5)
|
|
#define FLASH_RDP_L1 ((uint8_t)0xf0) /* any value */
|
|
#define FLASH_RDP_L2 ((uint8_t)0xcc)
|
|
|
|
/*****************************************************************************/
|
|
/* API Functions */
|
|
/*****************************************************************************/
|
|
|
|
BEGIN_DECLS
|
|
|
|
END_DECLS
|
|
/**@}*/
|
|
|
|
#endif
|