86 lines
3.0 KiB
C
86 lines
3.0 KiB
C
#include "stm32f1xx_hal.h"
|
|
|
|
|
|
#ifndef REGS_H_
|
|
#define REGS_H_
|
|
|
|
enum reg_id {
|
|
REG_ID_TYP = 0x00, //!< firmware type (0=official, others=custom)
|
|
REG_ID_VER = 0x01, //!< fw version (7:4=Major, 3:0=Minor)
|
|
#ifdef I2C_REGS_COMPAT
|
|
REG_ID_CFG = 0x02, // config
|
|
REG_ID_INT = 0x03, // interrupt status
|
|
REG_ID_KEY = 0x04, // key status
|
|
REG_ID_BKL = 0x05, // backlight steps (0-9)
|
|
REG_ID_DEB = 0x06, // debounce cfg
|
|
REG_ID_FRQ = 0x07, // poll freq cfg
|
|
REG_ID_RST = 0x08, // STM32 full reset
|
|
REG_ID_FIF = 0x09, // fifo
|
|
REG_ID_BK2 = 0x0A, // keyboard backlight (0-9)
|
|
REG_ID_BAT = 0x0B, // battery
|
|
REG_ID_C64_MTX = 0x0C,// read c64 matrix
|
|
REG_ID_C64_JS = 0x0D, // joystick io bits
|
|
REG_ID_RST_PICO = 0x0E, // Pico reset
|
|
REG_ID_SHTDW = 0x0F, // self-shutdown
|
|
REG_ID_INT_CFG = 0x10, // IRQ config
|
|
REG_ID_RTC_CFG = 0x11, // RTC general config
|
|
REG_ID_RTC_DATE = 0x12, // RTC date
|
|
REG_ID_RTC_TIME = 0x13, // RTC time
|
|
REG_ID_RTC_ALARM_DATE = 0x14, // RTC alarm date
|
|
REG_ID_RTC_ALARM_TIME = 0x15, // RTC alarm time
|
|
#else
|
|
REG_ID_CFG = 0x02, //!< config
|
|
REG_ID_INT_CFG = 0x03, //!< IRQ config
|
|
REG_ID_INT = 0x04, //!< interrupt status
|
|
REG_ID_BKL = 0x05, //!< backlight steps (0-9)
|
|
REG_ID_BK2 = 0x06, //!< keyboard backlight (0-9)
|
|
REG_ID_DEB = 0x07, //!< debounce cfg (time in ms)
|
|
REG_ID_FRQ = 0x08, //!< poll freq cfg (time in ms)
|
|
|
|
REG_ID_RTC_CFG = 0x0A, //!< RTC general config
|
|
REG_ID_RTC_DATE = 0x0B, //!< RTC date
|
|
REG_ID_RTC_TIME = 0x0C, //!< RTC time
|
|
REG_ID_RTC_ALARM_DATE = 0x0D, //!< RTC alarm date
|
|
REG_ID_RTC_ALARM_TIME = 0x0E, //!< RTC alarm time
|
|
|
|
REG_ID_KEY = 0x10, //!< key status
|
|
REG_ID_FIF = 0x11, //!< fifo
|
|
REG_ID_C64_MTX = 0x12, //!< read c64 matrix
|
|
REG_ID_C64_JS = 0x13, //!< joystick io bits
|
|
|
|
REG_ID_RST = 0x20, //!< STM32 full reset
|
|
REG_ID_RST_PICO = 0x21, //!< Pico reset
|
|
REG_ID_SHTDW = 0x22, //!< self-shutdown
|
|
|
|
REG_ID_BAT = 0x30, //!< battery
|
|
#endif
|
|
REG_ID_LAST
|
|
};
|
|
|
|
#define CFG_OVERFLOW_ON (1 << 0) //When a FIFO overflow happens, should the new entry still be pushed, overwriting the oldest one. If 0 then new entry is lost.
|
|
#define CFG_REPORT_MODS (1 << 6) // Should Alt, Sym and Shifts be reported as well
|
|
#define CFG_USE_MODS (1 << 7) // Should Alt, Sym and Shifts modify the keys reported
|
|
// CFG_STICKY_MODS // Pressing and releasing a mod affects next key pressed
|
|
|
|
#define INT_OVERFLOW (1 << 0)
|
|
#define INT_CAPSLOCK (1 << 1)
|
|
#define INT_NUMLOCK (1 << 2)
|
|
#define INT_KEY (1 << 3)
|
|
#define INT_PANIC (1 << 4)
|
|
|
|
#define KEY_CAPSLOCK (1 << 5)
|
|
#define KEY_NUMLOCK (1 << 6)
|
|
#define KEY_COUNT_MASK 0x1F //0x1F == 31
|
|
|
|
|
|
uint8_t reg_get_value(enum reg_id reg);
|
|
uint8_t* reg_raw_access(void);
|
|
void reg_set_value(enum reg_id reg, uint8_t value);
|
|
uint8_t reg_is_bit_set(enum reg_id reg, uint8_t bit);
|
|
void reg_set_bit(enum reg_id reg, uint8_t bit);
|
|
void reg_init(void);
|
|
uint32_t reg_check_and_save_eeprom(void);
|
|
void reg_sync(void);
|
|
|
|
#endif /* REGS_H_ */
|