mirror of
https://github.com/trcwm/Speech256.git
synced 2025-06-07 16:48:32 +02:00
13 lines
299 B
Markdown
13 lines
299 B
Markdown
|
|
|
|
An FPGA implementation of a classic 80ies speech synthesizer in Verilog.
|
|
|
|
## Introduction
|
|
|
|
## License
|
|
TBD.
|
|
|
|
|
|
This project was done during the [Retro Challenge 2017/10 contest](http://www.retrochallenge.org).
|
|
<br>
|
|
 |