Karl Palsson
1bc8a015f7
doc: stm32: timer: fix trivial parameter misnaming
2019-06-17 22:33:32 +00:00
Karl Palsson
9165c8c567
stm32l1: consistent makefile
...
sorting and unifying specific/shared.
2019-06-17 22:33:32 +00:00
Karl Palsson
5060790133
stm32l4: sort makefile
...
Consistent with all others. The separation of the common and specific
portions is unnecessary and misleading.
2019-06-17 22:33:32 +00:00
Karl Palsson
3fe8c3cf93
stm32f7: makefile consistent style
...
Had already been sorted like f4, just use the same style as everywhere
now
2019-06-17 22:33:32 +00:00
Karl Palsson
00f947ec84
stm32f4: consistent makefile
...
Had already been sorted, now just make it consistent format with the
others.
2019-06-17 22:33:32 +00:00
Karl Palsson
48eb9957d6
stm32f3: sort makefile
2019-06-17 22:33:32 +00:00
Karl Palsson
17a0e30cd8
stm32f2: Sort Makefile
2019-06-17 22:33:32 +00:00
Karl Palsson
8002148286
stm32f1: Makefile: sort objects
...
periphs, ethernet, usb. Sorted for ease of finding, ease of merging.
2019-06-17 22:33:32 +00:00
Karl Palsson
452b39555b
stm32f0: sort makefile object list
...
Consistent approach, easier to find what you need, easier to merge
2019-06-17 22:33:32 +00:00
Karl Palsson
2d0d29d946
doc: stm32l1: timer: fix params, missing groupings
2019-06-17 22:33:32 +00:00
Karl Palsson
c28a5a81cf
stm32: rng-v1: fix missing doxygen parameter
2019-06-17 11:48:18 +00:00
Guillaume Revaillot
7d344b187d
stm32: dma: add dma_set_channel_request to ease dma cselr usage.
2019-06-17 11:44:44 +00:00
Karl Palsson
6c1f54dcb7
stm32g0: sort makefiles
...
easier to merge, easier to find things you're looking for.
2019-06-13 21:30:06 +00:00
Guillaume Revaillot
ab1b0c1a5e
stm32g0: exti doc fixup
2019-06-13 12:04:58 +02:00
Guillaume Revaillot
8173fb7249
stm32g0: add timer.
...
Only tim2/3/7/14 have been really tested yet - but the others should
work as well.
2019-06-13 12:04:58 +02:00
Guillaume Revaillot
74526f00cc
stm32g0: add crc.
...
Regular crc-v2 peripheral, except that CRC_IDR is now 32bit wide - but
not used.
2019-06-13 12:04:58 +02:00
Guillaume Revaillot
38006c3c82
stm32g0: add rng.
...
Regular rng peripheral, with one additional bit : clock error detection
apparently available on l4 chips). Curiously, Clock error detection is
_disabled_ when bit is set, but bit is cleared by default, so peripheral
/ clock error detection behaves like all other chips..
NB: RNG need proper rcc_ccicr_rngsel bits set to work, no clock is set by
default. Note also that on that chip fRNGCLK must be higher than fHCLK/32
2019-06-13 12:04:58 +02:00
Guillaume Revaillot
5a349d3ab6
stm32g0: add i2c.
...
Regular i2c peripheral.
Partially tested as i had no i2c slave on hand, but i can see i2c on my scope..
2019-06-13 12:04:58 +02:00
Guillaume Revaillot
ba3b50a4ad
stm32g0: add spi.
...
classic "common" spi + frf bit spi peripheral.
As for i2c, i could only check signals on scope, no spi slave to check, but looks ok.
2019-06-13 11:56:20 +02:00
Guillaume Revaillot
a51ecb4719
stm32g0: add usart.
2019-06-13 11:56:20 +02:00
Guillaume Revaillot
bb98d0755c
stm32g0: add iwdg.
...
regular v2 iwdg.
2019-06-13 11:07:53 +02:00
Eric Van Albert
3d422a930f
stm32l4: add common DAC support
...
Replace the DAC1_BASE style, only used on l4 with the standard DAC_BASE
used on all other targets.
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
2019-06-12 23:25:22 +00:00
Karl Palsson
209dea96e7
doc: stm32g0: rcc: fix missing/typod param names
2019-06-12 23:20:59 +00:00
Karl Palsson
9f58ad4393
doc: fix trivial missing trailers or typos
2019-06-12 23:16:58 +00:00
Karl Palsson
55c899c93b
doc: stm32l0: rcc: add groups requested by existing docs
...
And cleanse the arguments to all match the docs.
2019-06-12 23:06:28 +00:00
Karl Palsson
5eefc214f6
doc: stm32: fix "osc" incorrect linkages
...
Was copied around a lot, was always wrong.
2019-06-12 23:06:27 +00:00
Karl Palsson
4533b1be68
doc: fix some trivial parameter name style problems
...
Just gets them out of the way so we can do bigger item changes.
2019-06-12 23:06:27 +00:00
Karl Palsson
9904f9803e
doc: stm32: unify "peripheral API" titles
...
doxygen really wants the @defgroup _and_ the @addtogroup to both have
the full name, matching identically, to avoid all warnings.
Standardize on the "CAPS_PERIPH peripheral API" style.
2019-06-12 23:06:22 +00:00
Guillaume Revaillot
f38c6f4f91
stm32l0: rcc: doc: fix rcc_clock_setup_pll brief.
...
rcc_clock_setup_pll allows to use HSE or HSI as PLL source, comment is misleading.
2019-06-12 23:06:22 +00:00
Karl Palsson
b287bbd322
stm32: hash: move to peripherals API docs
...
Drop redundant .c files and add groupings and labels. Eliminates
warnings from doxygen
2019-06-12 23:06:22 +00:00
Karl Palsson
a143e5644e
doc: stm32f1:rtc: fix trivial param typos
2019-06-12 23:06:22 +00:00
Karl Palsson
9a53dc3a89
doc: stm32f0: adc: fix missing param (trivial)
2019-06-12 23:06:22 +00:00
Karl Palsson
cfdb9b7856
doc: stm32f0: rcc: add groups and tags for bus prescalers
2019-06-12 23:06:22 +00:00
Karl Palsson
e8f03b4615
doc: usbd: Add missing / incorrect parameters.
...
Just basic documentation to clear up errors for starters.
2019-06-12 23:06:22 +00:00
Karl Palsson
020d883338
doc: stm32: flash: fix missing doxygen trailer
2019-06-12 23:06:22 +00:00
Karl Palsson
c9d45e0e2c
doc: stm32: move RCC to peripheral api style
...
For f7, it was completely missing doc markers
2019-06-12 21:56:09 +00:00
Karl Palsson
7be50a5e75
make: use $(PREFIX)gcc instead of $(PREFIX)-gcc
...
The leading - makes it rather inconsistent with the majority of other
projects around the world. Use the form everyone else uses.
To solve this, properly pass prefix to inner makes as was always
intended.
Fixes: https://github.com/libopencm3/libopencm3/issues/1058
2019-06-07 21:25:46 +00:00
Guillaume Revaillot
a652856533
stm32l0: rcc: add rcc_set_peripheral_clk_sel(periph, sel)
2019-06-03 22:29:45 +00:00
Guillaume Revaillot
8668f9198b
stm32l0: rcc: add peripherals clock source selection helpers.
2019-06-03 22:29:45 +00:00
Guillaume Revaillot
6953138a28
stm32l0: add rcc_set_msi_range.
2019-06-03 22:29:45 +00:00
Bruno Randolf
53ce5aa3dd
stm32:l4:flash: Fix option bytes programming
...
FLASH_CR_OPTSTRT needs to be written to FLASH_CR, and there is no reason
to mask the last two data bits.
Signed-off-by: Bruno Randolf <br1@einfach.org>
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
(original code appeared to be badly copied from the flash_common_f24 codebase)
2019-06-02 22:18:14 +00:00
Bruno Randolf
833ddd9b0a
stm32: rtc: clear wakeup clock selection
...
Clear wakeup clock selection before setting the desired bits, so no
old bits can stay set
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
2019-06-02 22:18:05 +00:00
Bruno Randolf
b8424263e8
stm32:l4: rcc: Add RTC clock functions
2019-06-02 22:18:05 +00:00
Bruno Randolf
2c1823f7bb
stm32:l4: pwr: Add en/disable_backup_domain_write_protect()
2019-06-02 22:18:05 +00:00
Bruno Randolf
fe722d4643
stm32:l4: rcc: Add helper functions
...
Add functions for PLL output and 48MHz clock source selection
2019-06-02 22:18:05 +00:00
Bruno Randolf
a1ffdc59f0
stm32:l4: flash: Program in double words
...
According to RM0351 and RM0394 flash needs to be programmed by double words.
Also fix flash_program() which was wrong anyways.
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
2019-06-02 22:17:55 +00:00
Karl Palsson
f990030440
stm32f4: rcc: move deprecated attribute to header
...
This makes it actually generate deprecated warnings. The deprecated
doxygen stays with the .c file as before.
2019-06-02 12:50:34 +00:00
Karl Palsson
a9dde2832e
stm32f4: rcc: drop 48 & 120 MHz configs
...
48Mhz has no purpose other than to be a naiive method of haivng working
USB. 120MHz never had any purpose, other than to match the f2 code it
was copied from. Drop them both. Remaining configs are all max speeds
for various F4 parts. Lower speeds are all custom
2019-06-02 10:50:10 +00:00
Miguel Sánchez de León Peque
1d68c299e8
stm32f4: add HSI clock configurations
2019-06-02 10:39:18 +00:00
Miguel Sánchez de León Peque
ca6dcfbea1
stm32f4: rcc: support hsi pll source
2019-06-02 10:38:43 +00:00