Ben Gamari fa47bb80d5 lpc43xx/uart: Fix TER register definition
I'm not sure why bit 7 and offset 0x30 were used previously. Revision
1.6 of UM10503 claims that the TXEN bit is bit 0 in all UARTs' TER
registers.
2013-07-07 13:52:15 -07:00
..
2013-07-07 13:52:09 -07:00
2013-07-07 13:52:09 -07:00
2013-07-07 13:52:13 -07:00
2013-06-12 19:11:22 -07:00
2013-07-07 13:52:13 -07:00